





Power MOSFET

PRODUCT SUMMARY

V_{DS} (V)	500	
$R_{DS(on)}$ (Ω)	$V_{GS} = 10\text{ V}$	0.28
Q_g (Max.) (nC)	130	
Q_{gs} (nC)	33	
Q_{gd} (nC)	59	
Configuration	Single	



N-Channel MOSFET

FEATURES

- Low Gate Charge Q_g results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Low T_{rr} and Soft Diode Recovery
- Lead (Pb)-free Available

RoHS*
COMPLIANT

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching
- ZVS and High Frequency Circuit
- PWM Inverters

ORDERING INFORMATION

Package	TO-220
Lead (Pb)-free	IRFB17N50LPbF
	SiHFB17N50L-E3
SnPb	IRFB17N50L
	SiHFB17N50L

ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$, unless otherwise noted

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	500	V
Gate-Source Voltage			V _{GS}	± 30	
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	I _D	16	A
		T _C = 100 °C		11	
Pulsed Drain Current ^a			I _{DM}	64	
Linear Derating Factor				1.8	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	390	mJ
Repetitive Avalanche Current ^a			I _{AR}	16	A
Repetitive Avalanche Energy ^a			E _{AR}	22	mJ
Maximum Power Dissipation	T _C = 25 °C		P _D	220	W
Peak Diode Recovery dV/dt ^c			dV/dt	13	V/ns
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d	
Mounting Torque	6-32 or M3 screw			10	lbf · in
				1.1	N · m

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Starting $T_J = 25^\circ\text{C}$, $L = 3.0\text{ mH}$, $R_G = 25\ \Omega$, $I_{AS} = 16\text{ A}$ (see fig. 12).
- $I_{SD} \leq 16\text{ A}$, $dI/dt \leq 347\text{ A}/\mu\text{s}$, $V_{DD} \leq V_{DS}$, $T_J \leq 150^\circ\text{C}$.
- 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	62	°C/W
Case-to-Sink, Flat, Greased Surface	R_{thCS}	0.50	-	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.56	

SPECIFICATIONS $T_J = 25\text{ }^{\circ}\text{C}$, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		500	-	-	V
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA		-	0.6	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		3.0	-	5.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 500 V, V _{GS} = 0 V		-	-	50	μA
		V _{DS} = 400 V, V _{GS} = 0 V, T _J = 125 °C		-	-	2.0	mA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 9.9 A ^b	-	0.28	0.32	Ω
Forward Transconductance	g _{fs}	V _{DS} = 50 V, I _D = 9.9 A ^b		11	-	-	S
Dynamic							
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	2760	-	pF
Output Capacitance	C _{oss}			-	325	-	
Reverse Transfer Capacitance	C _{rss}			-	37	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	V _{DS} = 1.0 V , f = 1.0 MHz	-	3690	-	
		V _{GS} = 0 V	V _{DS} = 400 V , f = 1.0 MHz	-	84	-	
Effective Output Capacitance	C _{oss eff.}	V _{GS} = 0 V	V _{DS} = 0 V to 400 V ^c	-	159	-	
Total Gate Charge	Q _g	V _{GS} = 10 V	I _D = 16 A, V _{DS} = 400 V, see fig. 6 and 13 ^b	-	-	130	nC
Gate-Source Charge	Q _{gs}			-	-	33	
Gate-Drain Charge	Q _{gd}			-	-	59	
Turn-On Delay Time	t _{d(on)}	V _{DD} = 250 V, I _D = 16 A, R _G = 7.5 Ω, see fig. 10 ^b		-	21	-	ns
Rise Time	t _r			-	51	-	
Turn-Off Delay Time	t _{d(off)}			-	50	-	
Fall Time	t _f			-	28	-	
Drain-Source Body Diode Characteristics							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	16	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	64	
Body Diode Voltage	V _{SD}	T _J = 25 °C, I _S = 16 A, V _{GS} = 0 V ^b		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C	I _F = 16 A, dI/dt = 100 A/μs ^b	-	170	250	ns
		T _J = 125 °C		-	220	330	
Body Diode Reverse Recovery Charge	Q _{rr}	T _J = 25 °C		-	470	710	nC
		T _J = 125 °C		-	810	1210	
Reverse Recovery Current	I _{RRM}			-	7.3	11	A
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
b. Pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics








Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform




Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit





Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91098>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.


R-C Thermal Model Parameters

DESCRIPTION

The parametric values in the R-C thermal model have been derived using curve-fitting techniques. R-C values for the electrical circuit in the Foster/tank and Cauer/filter configurations are included. When implemented in P-SPICE, these values have matching characteristic curves to the single-pulse transient thermal impedance curves for the MOSFET.

These RC values can be used in the P-SPICE simulation to evaluate the thermal behavior of the MOSFET junction temperature under a defined power profile. These techniques are described in application note AN609, "Thermal Simulation of Power MOSFETs on the P-SPICE Platform".

R-C THERMAL MODEL FOR TANK CONFIGURATION




R-C VALUES FOR TANK CONFIGURATION			
THERMAL RESISTANCE (°C/W)			
Junction to	Ambient	Case	Foot
RT1	N/A	39.9045 m	N/A
RT2	N/A	82.7986 m	N/A
RT3	N/A	226.2577 m	N/A
RT4	N/A	211.0392 m	N/A
THERMAL CAPACITANCE (Joules/°C)			
Junction to	Ambient	Case	Foot
CT1	N/A	2.3589 m	N/A
CT2	N/A	15.4296 m	N/A
CT3	N/A	145.2397 m	N/A
CT4	N/A	33.6378 m	N/A

Note

N/A indicates not applicable

This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.

R-C THERMAL MODEL FOR FILTER CONFIGURATION**R-C VALUES FOR FILTER CONFIGURATION**

THERMAL RESISTANCE (°C/W)			
Junction to	Ambient	Case	Foot
RF1	N/A	67.2771 m	N/A
RF2	N/A	226.1101 m	N/A
RF3	N/A	132.9647 m	N/A
RF4	N/A	133.6481 m	N/A
THERMAL CAPACITANCE (Joules/°C)			
Junction to	Ambient	Case	Foot
CF1	N/A	2.0877 m	N/A
CF2	N/A	10.9480 m	N/A
CF3	N/A	40.8669 m	N/A
CF4	N/A	155.9362 m	N/A

Note

N/A indicates not applicable

